

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933009 GANGWAL SAGAR RAJENDRAKUMAR ARTI ,71520747E ,KVNNIEER ,B120933009

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	17	45	62	P
404182	COMPUTER NETWORKS	PP	70	28	21	43	64	P
404183	MICROWAVE ENGINEERING	PP	70	28	25	43	68	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	22	28	50	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	20	34	54	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			31	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			38	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			07	F
404188	PROJECT PHASE I	OR	50	20			33	P

FIRST SEM TOTAL = --/750

B120933016 PATIL GAURAV RAJENDRA PUSHPA ,71520765C ,KVNNIEER ,B120933016

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	16	33	49	P
404182	COMPUTER NETWORKS	PP	70	28	18	34	52	P
404183	MICROWAVE ENGINEERING	PP	70	28	21	37	58	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	20	43	63	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	36	50	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			38	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P
404188	PROJECT PHASE I	OR	50	20			38	P

FIRST SEM TOTAL = 460/750

B120933021 RAUNDAL PRIYANKA WAMAN SUNITA ,71520770K ,KVNNIEER ,B120933021

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	41	53	P
404182	COMPUTER NETWORKS	PP	70	28	12	23	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	13	47	60	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	18	30	48	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	15	32	47	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			42	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			36	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			45	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			40	P
404188	PROJECT PHASE I	OR	50	20			39	P

FIRST SEM TOTAL = --/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933027 SONAR SAURABH SHASHIKANT ASHA ,71520777G ,KVNNIEER ,B120933027

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	10	29	--	F
404182	COMPUTER NETWORKS	PP	70	28	18	15	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	16	08	--	F
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	40	57	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	13	36	49	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			39	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			36	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			09	F
404188	PROJECT PHASE I	OR	50	20			40	P

FIRST SEM TOTAL = --/750

B120933001 ALANDE YOGESH ANIL ANITA ,71520733E ,KVNNIEER ,B120933001

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	33	48	P
404182	COMPUTER NETWORKS	PP	70	28	19	42	61	P
404183	MICROWAVE ENGINEERING	PP	70	28	24	36	60	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	21	32	53	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	33	47	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			42	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			34	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			42	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P
404188	PROJECT PHASE I	OR	50	20			36	P

FIRST SEM TOTAL = 461/750

B120933004 BARVE ASHWINI DILIP USHA ,71520737H ,KVNNIEER ,B120933004

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	16	36	52	P
404182	COMPUTER NETWORKS	PP	70	28	12	32	44	P
404183	MICROWAVE ENGINEERING	PP	70	28	15	33	48	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	18	23	--	F
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	11	23	--	F
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			43	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			36	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			45	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			44	P
404188	PROJECT PHASE I	OR	50	20			40	P

FIRST SEM TOTAL = --/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933015 NAGARE AMIT MANOHAR SANGITA ,71520762J ,KVNNIEER ,B120933015

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	13	39	52	P
404182	COMPUTER NETWORKS	PP	70	28	14	39	53	P
404183	MICROWAVE ENGINEERING	PP	70	28	17	35	52	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	22	40	62	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	34	48	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			42	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			42	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P
404188	PROJECT PHASE I	OR	50	20			36	P

FIRST SEM TOTAL = 462/750

B120933024 SHELKE NILAM PRAKASH CHHAYA ,71520773D ,KVNNIEER ,B120933024

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	43	58	P
404182	COMPUTER NETWORKS	PP	70	28	15	23	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	22	39	61	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	44	61	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	20	42	62	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			42	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			33	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			43	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			43	P
404188	PROJECT PHASE I	OR	50	20			40	P

FIRST SEM TOTAL = --/750

B120933035 AHIRE DHANSHRI VILAS MANGLA ,71520729G ,KVNNIEER ,B120933035

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	17	30	47	P C
404182	COMPUTER NETWORKS	PP	70	28	12	22	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	11	34	45	P C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	28	45	P C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	13	29	42	P C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			39	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			39	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P C
404188	PROJECT PHASE I	OR	50	20			41	P C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	17	28	45	P C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	26	28	54	P C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	11	29	40	P C
404192D	WIRELESS NETWORKS	PP	70	28	24	33	57	P C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			40	P C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			42	P C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			38	P C
404195	PROJECT PHASE II	TW	100	40			91	P C
404195	PROJECT PHASE II	PR	50	20			40	P C

GRAND TOTAL = --/1500 , RESULT:FAILS [\$ 0.1]

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.
 OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933005 DEVGIRE ROHIT SURESH SUNANDA ,71520745J ,KVNNIEER ,B120933005

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	14	00	--	F
404182	COMPUTER NETWORKS	PP	70	28	17	28	45	P
404183	MICROWAVE ENGINEERING	PP	70	28	16	29	45	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	15	44	59	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	13	32	45	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			30	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			10	F
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			32	P
404188	PROJECT PHASE I	OR	50	20			31	P

FIRST SEM TOTAL = --/750

B120933010 HIRE DARSHANA SHARAD LATA ,71520751C ,KVNNIEER ,B120933010

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	04	AA	--	F
404182	COMPUTER NETWORKS	PP	70	28	05	11	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	AA	AA	--	F
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	09	17	--	F
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	AA	19	--	F
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			36	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			30	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			36	P
404188	PROJECT PHASE I	OR	50	20			31	P

FIRST SEM TOTAL = --/750

B120933039 KEDARE MONIKA GAUTAM MANDA ,71520757B ,KVNNIEER ,B120933039

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	39	54	P C
404182	COMPUTER NETWORKS	PP	70	28	17	28	45	P
404183	MICROWAVE ENGINEERING	PP	70	28	11	34	45	P C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	15	28	43	P C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	28	42	P C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			39	P C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			38	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			38	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P C
404188	PROJECT PHASE I	OR	50	20			40	P C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	18	45	63	P C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	24	32	56	P
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	11	47	58	P C
404192D	WIRELESS NETWORKS	PP	70	28	24	37	61	P C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			42	P C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			40	P C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P C
404195	PROJECT PHASE II	TW	100	40			92	P C
404195	PROJECT PHASE II	PR	50	20			43	P C

GRAND TOTAL = 955/1500 , RESULT:FIRST CLASS

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.
 OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933002 ATTAR ARFIN IMTIYAZ AASIYA ,71520734C ,KVNNIEER ,B120933002

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	24	45	69	P
404182	COMPUTER NETWORKS	PP	70	28	22	45	67	P
404183	MICROWAVE ENGINEERING	PP	70	28	21	43	64	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	24	35	59	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	16	37	53	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			44	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			40	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			46	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			45	P
404188	PROJECT PHASE I	OR	50	20			43	P

FIRST SEM TOTAL = 530/750

B120933014 MANKAR AMOL HARISHCHNDRA SITA ,71520761L ,KVNNIEER ,B120933014

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	16	42	58	P
404182	COMPUTER NETWORKS	PP	70	28	23	32	55	P
404183	MICROWAVE ENGINEERING	PP	70	28	17	45	62	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	22	38	60	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	16	38	54	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			41	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			36	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			42	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			41	P
404188	PROJECT PHASE I	OR	50	20			36	P

FIRST SEM TOTAL = 485/750

B120933041 PATIL PRATHAMESH SUNIL ANJALI ,71520767K ,KVNNIEER ,B120933041

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	32	47	P C
404182	COMPUTER NETWORKS	PP	70	28	13	29	42	P C
404183	MICROWAVE ENGINEERING	PP	70	28	11	21	--	F
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	13	34	47	P C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	09	31\$	40	P C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			36	P C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			37	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			40	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			40	P C
404188	PROJECT PHASE I	OR	50	20			39	P C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	03	37\$	40	P C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	23	28	51	P C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	10	43	53	P C
404192D	WIRELESS NETWORKS	PP	70	28	16	34	50	P C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			40	P C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			38	P C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P C
404195	PROJECT PHASE II	TW	100	40			92	P C
404195	PROJECT PHASE II	PR	50	20			43	P C

GRAND TOTAL = --/1500 , RESULT:FAILS [\$ 0.1]

RESULT RESERVED FOR BACKLOGS.

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933025 SHENDE LEENA RAJENDRA SUNANDA ,71520774B ,KVNNIEER ,B120933025

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	33	45	P
404182	COMPUTER NETWORKS	PP	70	28	13	30	43	P
404183	MICROWAVE ENGINEERING	PP	70	28	10	34	44	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	30	47	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	37	51	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			42	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			32	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			43	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			41	P
404188	PROJECT PHASE I	OR	50	20			40	P

FIRST SEM TOTAL = 428/750

B120933028 SONAWANE SAURABH CHANDRAKANT MAHANANDA ,71520778E ,KVNNIEER ,B120933028

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	31	43	P
404182	COMPUTER NETWORKS	PP	70	28	19	17	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	14	38	52	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	15	37	52	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	13	10	--	F
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			39	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			29	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P
404188	PROJECT PHASE I	OR	50	20			37	P

FIRST SEM TOTAL = --/750

B120933030 TAMBOLI SHUBHAM BHASKAR CHITRA ,71520779C ,KVNNIEER ,B120933030

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	43	58	P
404182	COMPUTER NETWORKS	PP	70	28	19	28	47	P
404183	MICROWAVE ENGINEERING	PP	70	28	19	42	61	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	24	31	55	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	16	49	65	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			39	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			39	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			40	P
404188	PROJECT PHASE I	OR	50	20			37	P

FIRST SEM TOTAL = 476/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933042 SHAH ROZMIN KHALIK AKEELA ,71465911J ,KVNNIEER ,B120933042

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	13	34	47	P	C
404182	COMPUTER NETWORKS	PP	70	28	09	22*	31*	P	
404183	MICROWAVE ENGINEERING	PP	70	28	05	40	45	P	C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	15	38	53	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	05	35	40	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			37	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			38	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			37	P	C
404188	PROJECT PHASE I	OR	50	20			39	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	08	40	48	P	C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	16	37	53	P	C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	12	35	47	P	C
404192D	WIRELESS NETWORKS	PP	70	28	06	40	46	P	C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			41	P	C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			38	P	C
404195	PROJECT PHASE II	TW	100	40			93	P	C
404195	PROJECT PHASE II	PR	50	20			43	P	C

GRAND TOTAL = 891/1500 , RESULT:HIGHER SECOND CLASS *[0.140A+0.4]

B120933008 GAIKWAD ROHIT ANANT SUNITA ,71229688D ,KVNNIEER ,B120933008

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	13	38	51	P	
404182	COMPUTER NETWORKS	PP	70	28	17	28	45	P	
404183	MICROWAVE ENGINEERING	PP	70	28	11	29	40	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	25	36	61	P	
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	19	28	47	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			41	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P	
404188	PROJECT PHASE I	OR	50	20			37	P	

FIRST SEM TOTAL = 435/750

B120933023 SHAIKH NOOREEN MUSHTAK NASEEMA ,71652794E ,KVNNIEER ,B120933023

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	19	42	61	P	
404182	COMPUTER NETWORKS	PP	70	28	17	36	53	P	
404183	MICROWAVE ENGINEERING	PP	70	28	16	36	52	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	24	35	59	P	
404185C	PLCS AND AUTOMATION	PP	70	28	20	49	69	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			45	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			40	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			46	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			46	P	
404188	PROJECT PHASE I	OR	50	20			43	P	

FIRST SEM TOTAL = 514/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933029 TAMBOLI MOHASIN AMIN NASRIN ,71652798H ,KVNNIEER ,B120933029

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	19	45	64	P
404182	COMPUTER NETWORKS	PP	70	28	21	36	57	P
404183	MICROWAVE ENGINEERING	PP	70	28	23	41	64	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	26	51	77	P
404185C	PLCS AND AUTOMATION	PP	70	28	23	52	75	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			44	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			42	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			42	P
404188	PROJECT PHASE I	OR	50	20			40	P

FIRST SEM TOTAL = 542/750

B120933012 KHOLAMKAR MAYUR SHANTARAM SHOBHA ,71652771F ,KVNNIEER ,B120933012

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	14	44	58	P
404182	COMPUTER NETWORKS	PP	70	28	13	25	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	20	34	54	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	21	33	54	P
404185C	PLCS AND AUTOMATION	PP	70	28	23	38	61	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			43	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			43	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			43	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			44	P
404188	PROJECT PHASE I	OR	50	20			41	P

FIRST SEM TOTAL = --/750

B120933034 YESURKAR YASH RAJU RAJSHREE ,71652802K ,KVNNIEER ,B120933034

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	19	35	54	P
404182	COMPUTER NETWORKS	PP	70	28	18	28	46	P
404183	MICROWAVE ENGINEERING	PP	70	28	19	40	59	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	24	42	66	P
404185C	PLCS AND AUTOMATION	PP	70	28	19	44	63	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			44	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			40	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			46	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			45	P
404188	PROJECT PHASE I	OR	50	20			42	P

FIRST SEM TOTAL = 505/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933018 PAWAR SHEETAL RAMNATH SUMAN ,71652787B ,KVNNIEER ,B120933018

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	24	44	68	P
404182	COMPUTER NETWORKS	PP	70	28	20	40	60	P
404183	MICROWAVE ENGINEERING	PP	70	28	18	54	72	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	24	47	71	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	20	46	66	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			44	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			39	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			45	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			42	P
404188	PROJECT PHASE I	OR	50	20			42	P

FIRST SEM TOTAL = 549/750

B120933032 YEOLE AKSHAY NIMBA CHHAYA ,71652801M ,KVNNIEER ,B120933032

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	14	31	45	P
404182	COMPUTER NETWORKS	PP	70	28	18	31	49	P
404183	MICROWAVE ENGINEERING	PP	70	28	21	33	54	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	21	29	50	P
404185C	PLCS AND AUTOMATION	PP	70	28	21	40	61	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			44	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			38	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			46	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			45	P
404188	PROJECT PHASE I	OR	50	20			41	P

FIRST SEM TOTAL = 473/750

B120933007 GAIKWAD PRASHANT RAMESHRAO LATA ,71652763E ,KVNNIEER ,B120933007

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	18	45	63	P
404182	COMPUTER NETWORKS	PP	70	28	17	46	63	P
404183	MICROWAVE ENGINEERING	PP	70	28	24	38	62	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	23	28	51	P
404185C	PLCS AND AUTOMATION	PP	70	28	23	40	63	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			41	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			30	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			40	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			36	P
404188	PROJECT PHASE I	OR	50	20			36	P

FIRST SEM TOTAL = 485/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933031 WALKE NIKITA RAMDAS SANGITA ,71652800C ,KVNNIEER ,B120933031

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	16	31	47	P
404182	COMPUTER NETWORKS	PP	70	28	18	27	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	14	35	49	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	21	29	50	P
404185C	PLCS AND AUTOMATION	PP	70	28	19	41	60	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			43	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			45	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			43	P
404188	PROJECT PHASE I	OR	50	20			41	P

FIRST SEM TOTAL = --/750

B120933038 KAJALE GAURAV SURYAKANT JIGNA ,71347281C ,KVNNIEER ,B120933038

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	09	41	50	P C
404182	COMPUTER NETWORKS	PP	70	28	10	25	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	06	09	--	F
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	07	37	44	P C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	10	33	43	P C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			36	P C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			37	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P C
404188	PROJECT PHASE I	OR	50	20			38	P C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	33	45	P C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	07	02	--	F
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	15	46	61	P C
404192D	WIRELESS NETWORKS	PP	70	28	13	32	45	P C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			39	P C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			38	P C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			38	P C
404195	PROJECT PHASE II	TW	100	40			91	P C
404195	PROJECT PHASE II	PR	50	20			37	P C

GRAND TOTAL = --/1500 , RESULT:FAILS

RESULT RESERVED FOR BACKLOGS.

B120933043 SURYAVANSHI NITIN BALASAHEB TARABAI ,71347303H ,KVNNIEER ,B120933043

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	35	50	P C
404182	COMPUTER NETWORKS	PP	70	28	10	30\$	40	P
404183	MICROWAVE ENGINEERING	PP	70	28	10	30	40	P C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	11	31	42	P C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	34	48	P C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			38	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			39	P C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			39	P C
404188	PROJECT PHASE I	OR	50	20			39	P C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	48	60	P C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	25	32	57	P C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	14	44	58	P C
404192D	WIRELESS NETWORKS	PP	70	28	12	36	48	P
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			43	P C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			40	P C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			43	P C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			38	P C
404195	PROJECT PHASE II	TW	100	40			90	P C
404195	PROJECT PHASE II	PR	50	20			38	P C

GRAND TOTAL = 930/1500 , RESULT:FIRST CLASS [\$ 0.1]

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933040 NARKHEDE MOHINI SURESH NEETA ,71347293G ,KVNNIEER ,B120933040

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	17	51	68	P	C
404182	COMPUTER NETWORKS	PP	70	28	14	29	43	P	C
404183	MICROWAVE ENGINEERING	PP	70	28	11	37	48	P	C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	14	37	51	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	19	38	57	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			39	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			39	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			38	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			38	P	C
404188	PROJECT PHASE I	OR	50	20			38	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	07	33\$	40	P	C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	09	31\$	40	P	C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	13	54	67	P	C
404192D	WIRELESS NETWORKS	PP	70	28	21	32	53	P	C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			40	P	C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			41	P	C
404195	PROJECT PHASE II	TW	100	40			89	P	C
404195	PROJECT PHASE II	PR	50	20			39	P	C

GRAND TOTAL = 946/1500 , RESULT:FIRST CLASS [\$ 0.1]

B120933058 THAKARE SAMADHAN SURESH LATA ,71465922D ,KVNNIEER ,B120933058

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	11	40	51	P	
404182	COMPUTER NETWORKS	PP	70	28	11	31	42	P	
404183	MICROWAVE ENGINEERING	PP	70	28	13	30	43	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	16	28	44	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	12	33	45	P	C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			39	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			38	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			37	P	
404188	PROJECT PHASE I	OR	50	20			37	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	36	48	P	
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	13	38	51	P	
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	12	43	55	P	
404192D	WIRELESS NETWORKS	PP	70	28	15	28	43	P	
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			43	P	
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			39	P	
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P	
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P	
404195	PROJECT PHASE II	TW	100	40			91	P	
404195	PROJECT PHASE II	PR	50	20			43	P	

GRAND TOTAL = 907/1500 , RESULT:FIRST CLASS

B120933057 SHARDUL MAYURI SHANTARAM KALPANA ,71331795H ,KVNNIEER ,B120933057

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	18	46	64	P	C
404182	COMPUTER NETWORKS	PP	70	28	16	32	48	P	C
404183	MICROWAVE ENGINEERING	PP	70	28	12	35	47	P	C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	18	31	49	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	19	41	60	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			40	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			41	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			40	P	C
404188	PROJECT PHASE I	OR	50	20			40	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	14	46	60	P	
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	24	35	59	P	
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	13	46	59	P	
404192D	WIRELESS NETWORKS	PP	70	28	20	41	61	P	
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			44	P	
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			42	P	
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			41	P	
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P	
404195	PROJECT PHASE II	TW	100	40			93	P	
404195	PROJECT PHASE II	PR	50	20			42	P	

GRAND TOTAL = 1009/1500 , RESULT:FIRST CLASS WITH DISTINCTION

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933056 MANDOLE SAGAR VASANT PRAMILA ,71465898H ,KVNNIEER ,B120933056

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	19	37	56	P	C
404182	COMPUTER NETWORKS	PP	70	28	16	32	48	P	
404183	MICROWAVE ENGINEERING	PP	70	28	15	34	49	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	22	36	58	P	
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	14	44	58	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			36	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			36	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P	C
404188	PROJECT PHASE I	OR	50	20			36	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	16	43	59	P	
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	26	38	64	P	
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	13	44	57	P	
404192D	WIRELESS NETWORKS	PP	70	28	17	28	45	P	
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			39	P	
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			38	P	
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			38	P	
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			42	P	
404195	PROJECT PHASE II	TW	100	40			90	P	
404195	PROJECT PHASE II	PR	50	20			40	P	

GRAND TOTAL = 959/1500 , RESULT:FIRST CLASS

B120933011 JADHAV PRITI SHIVAJI SUREKHA ,71465885F ,KVNNIEER ,B120933011

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	14	37	51	P	
404182	COMPUTER NETWORKS	PP	70	28	14	25	--	F	
404183	MICROWAVE ENGINEERING	PP	70	28	17	33	50	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	19	43	62	P	
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	18	31	49	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			38	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			33	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P	
404188	PROJECT PHASE I	OR	50	20			40	P	

FIRST SEM TOTAL = --/750

B120933013 KULKARNI ANKITA MANDAR SHAILA ,71465897K ,KVNNIEER ,B120933013

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	15	33	48	P	
404182	COMPUTER NETWORKS	PP	70	28	16	33	49	P	
404183	MICROWAVE ENGINEERING	PP	70	28	13	36	49	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	14	39	53	P	
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	12	31	43	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			36	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			12	F	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			33	P	
404188	PROJECT PHASE I	OR	50	20			30	P	

FIRST SEM TOTAL = --/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933036 BAGAD NIRANJAN GOKUL SARALA ,71465866K ,KVNNIEER ,B120933036

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	17	28	45	P	C
404182	COMPUTER NETWORKS	PP	70	28	11	29	40	P	
404183	MICROWAVE ENGINEERING	PP	70	28	10	30	40	P	C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	14	29	43	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	15	28	43	P	C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			35	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P	C
404188	PROJECT PHASE I	OR	50	20			41	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	36	48	P	C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	15	33	48	P	C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	08	44	52	P	
404192D	WIRELESS NETWORKS	PP	70	28	16	28	44	P	C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			39	P	C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			38	P	C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			38	P	C
404195	PROJECT PHASE II	TW	100	40			92	P	C
404195	PROJECT PHASE II	PR	50	20			42	P	C

GRAND TOTAL = 872/1500 , RESULT:HIGHER SECOND CLASS [\$ O.1]

B120933006 GAIDHANI ANIKET ARVIND SHOBHA ,71465880E ,KVNNIEER ,B120933006

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	25	--	F	
404182	COMPUTER NETWORKS	PP	70	28	13	28	41	P	
404183	MICROWAVE ENGINEERING	PP	70	28	15	29	44	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	19	30	49	P	
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	10	32	42	P	
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			37	P	
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			33	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			32	P	
404188	PROJECT PHASE I	OR	50	20			36	P	

FIRST SEM TOTAL = --/750

B120933037 DABHADE KUSHAL SUNIL KALPANA ,71465875J ,KVNNIEER ,B120933037

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	20	28	48	P	C
404182	COMPUTER NETWORKS	PP	70	28	13	32	45	P	C
404183	MICROWAVE ENGINEERING	PP	70	28	14	29	43	P	
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	12	31	43	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	13	29	42	P	C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			35	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P	C
404188	PROJECT PHASE I	OR	50	20			37	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	39	51	P	C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	18	28	46	P	C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	11	43	54	P	
404192D	WIRELESS NETWORKS	PP	70	28	20	37	57	P	C
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			40	P	C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			38	P	C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			38	P	C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P	C
404195	PROJECT PHASE II	TW	100	40			90	P	C
404195	PROJECT PHASE II	PR	50	20			40	P	C

GRAND TOTAL = 891 + 09/1500 , RESULT:FIRST CLASS [O.2]

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.

OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933017 PAWAR KUNAL VINAYAK CHITRA ,71465903H ,KVNNIEER ,B120933017

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	10	47	57	P
404182	COMPUTER NETWORKS	PP	70	28	19	34	53	P
404183	MICROWAVE ENGINEERING	PP	70	28	14	38	52	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	25	42	67	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	15	31	46	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			39	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			36	P
404188	PROJECT PHASE I	OR	50	20			39	P

FIRST SEM TOTAL = 464/750

B120933019 RAJPUT VISHAL RAJENDRASING MEENA ,71465907L ,KVNNIEER ,B120933019

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	25	--	F
404182	COMPUTER NETWORKS	PP	70	28	13	25	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	15	37	52	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	18	19	--	F
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	18	31	49	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			38	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			37	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P
404188	PROJECT PHASE I	OR	50	20			43	P

FIRST SEM TOTAL = --/750

B120933020 RANDHIR NIKHIL RAMESH HEMLATA ,71465908J ,KVNNIEER ,B120933020

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	12	28	40	P
404182	COMPUTER NETWORKS	PP	70	28	14	21	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	13	36	49	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	18	--	F
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	08	09	--	F
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			40	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			33	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			39	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			36	P
404188	PROJECT PHASE I	OR	50	20			39	P

FIRST SEM TOTAL = --/750

NOTE: FIRST LINE : SEAT NO., NAME OF THE CANDIDATE, MOTHER, PERMANENT REG. NO., PREVIOUS SEAT NO., COLLEGE, SEAT NO.
 OTHER LINES: HEAD OF PASSING, MAX. MARKS, MIN.PASS MARKS, INT. MARKS, TH. MARKS, TOTAL MARKS OBTAINED, P/F:PASS/FAIL, C:PREVIOUS CARRY OVER

B120933026 SHINDE PRASHANT NARENDRA KAMAL ,71465915M ,KVNNIEER ,B120933026

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	13	40	53	P
404182	COMPUTER NETWORKS	PP	70	28	14	16	--	F
404183	MICROWAVE ENGINEERING	PP	70	28	13	35	48	P
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	17	31	48	P
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	10	31	41	P
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			37	P
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			31	P
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			08	F
404188	PROJECT PHASE I	OR	50	20			34	P

FIRST SEM TOTAL = --/750

B120933044 TAKLE NIKHIL DNYANESHWAR MANISHA ,71465919D ,KVNNIEER ,B120933044

SEM.:1

404181	VLSI DESIGN & TECHNOLOGY	PP	70	28	05	35\$	40	P	C
404182	COMPUTER NETWORKS	PP	70	28	14	28\$	42	P	C
404183	MICROWAVE ENGINEERING	PP	70	28	12	34	46	P	C
404184B	EMBEDDED SYSTEMS & RTOS	PP	70	28	16	28	44	P	C
404185B	ELECTRONIC PRODUCT DESIGN	PP	70	28	04	36\$	40	P	C
404186	LAB PRACTICE I (CN & MWE)	TW	50	20			35	P	C
404186	LAB PRACTICE I (CN & MWE)	OR	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	TW	50	20			35	P	C
404187	LAB PRAC. II(VLSI &ELEC. I)	PR	50	20			35	P	C
404188	PROJECT PHASE I	OR	50	20			37	P	C

SEM.:2

404189	MOBILE COMMUNICATION	PP	70	28	12	41	53	P	C
404190	BROADBAND COMMUNICATION SYS.	PP	70	28	23	32	55	P	C
404191C	AUDIO VIDEO ENGINEERING	PP	70	28	16	41	57	P	C
404192D	WIRELESS NETWORKS	PP	70	28	13	29	42	P	
404193	LAB PRACTICE III(MC & BCS)	TW	50	20			40	P	C
404193	LAB PRACTICE III(MC & BCS)	OR	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	TW	50	20			39	P	C
404194	LAB PRAC. IV(ELECTIVE III)	PR	50	20			39	P	C
404195	PROJECT PHASE II	TW	100	40			91	P	C
404195	PROJECT PHASE II	PR	50	20			44	P	C

GRAND TOTAL = 888/1500 , RESULT:HIGHER SECOND CLASS [\$ 0.1]